RGPV (DIPLOMA WING) BHOPAL				OBE CURR THE	FORMAT-3		Sheet No. 1/5		
Branch				OPTOELECTONICS		Semester	3		
Course (	Code			Course Name	Digit	al Electronic	S		
Course	Outco	ome 1		ine the structure of ogic gates.	m, codes	Tea Hr	Marks		
Learning Outcome 1		List out different types of number system & code and convert one to another. (Cognitive)56							
Co	ontent	S	Binar W Conve	y Codes: Veighted and un-wei ersion of number s	nary number, octal and	r, Excess-3.			
Method of Assessment		External							
Learning	Learning Outcome 2		Perform various binary arithmetic operation. (Cognitive)36						
Contents		Binary operations: Binaryaddition, subtraction, Multiplication, Division.Complement of number: Complements: 1's, 2's, 9'sand10's. Subtraction using 1's and2's complement.							
	ethod o essme		Interr	nal					
Learning	g Outo	come 3	Verify truth table of all the gates. (Psychomotor)			r)	4	8	
Contents		Logic Gates: Symbol, operation and truth-table: AND, OR, NOT, NAND, NOR, EX-OR, EX-NOR Realization of logic gates using universal gates. Logic System: Positive and negative logic system.							
		Verification of the basic logic gates (AND, OR,NOT NAND , NOR ,EX-OR and EX-NOR).							
Method of Assessment			Exter	nal					

RGPV (DIPLOMA WING) BHOPAL				OBE CURR THE	FORMAT-3		Sheet No. 2/5			
Branch				OPTOELECTONICS		Semester al Electronics		3		
Course	Code			Course Name	Digita					
Course Outcome 2			Construct and Examine simple combinational digital circuit.Teach Hrs							
Learnin	Learning Outcome 4			in Boolean algebra ems.( <i>Psychomotor)</i>			4	5		
Co	ontent	5	Laws and theorems of Boolean algebra: Boolean laws, De-Morgan's Theorem and Duality Theorem, Complement of Boolean equations. Verification of De- Morgan's theorem.							
	ethod o sessmei		Interr	nal						
Learnin	g Outc	ome 5	Solve Boolean expressions using K-map and realize its logic circuit. <i>(Cognitive)</i>					5		
Contents		Karnaugh-map:Boolean expressions: Sum of product and product of sum, Karnaugh maps andits use forsimplification up to four variable Boolean expressions, Don't carecondition.Realization of logic equations:The universal building blocks-NAND & NOR, AND-OR network, NAND-NANDLogic for implementation of Boolean expressions.								
	ethod o sessmei		Exteri	nal						
Learnin	g Outc	ome 6	· ·	plement different type of adder and subtractor cuits. <i>(Cognitive)</i>			4	5		
Co	ontent	5	Adder and Subtractor Circuit: Half adder, full adder, parallel binary adder, 8421 adder, half subtractor, full subtractor, parallel binary subtractor.							
	ethod o sessmei		Exteri	nal						
Learnin	Learning Outcome 7									
			(Psyc	homotor)	coder and multiplexer	circuits	6	5		
Co	ontent	ome 7	(Psyc. Codd I (2 MU2 N E	homotor) er Circuit: Encoder, Decoder 2 to 4 line,3 to 8 line X Circuit: Aultiplexers: 4 to1 ar De-Multiplexers: 1 to (Block Diagram	, BCD to Decimal, Deci nd 8 to1.	mal to7 segr	nent)			

RGPV (DIPLOMA WING) BHOPAL				OBE CURR THE (	FORMAT-3		Sheet No. 3/5			
Branch				OPTOELECTONICS Semester						
Course Code				Course Name Digital Electro		al Electronic	nics			
Course Outcome 3 Learning Outcome 8 Contents		· ·	Analyze flip-flop circuit, counters, shift registers and understand their operation.							
			Analyze the working of various flip-flops and verify its outputs. ( <i>Psychomotor</i> )							
		Flip-Flop: S-R flip-flops(FF), D FF, Types of Triggering, Glitch, JK FF race around condition and remedies, JK Master Slave FF and T FF. Verification of various flip-flops								
Method of Assessment		Intern	al							
Learnin	g Outo	come 9	Draw and explain different type of registers. (Cognitive) 4 6					6		
Contents		<b>Registers:</b> Shift Register (3 to 4 bits only)- introduction, circuitdiagram and waveforms of SISO, SIPO,PISO, PIPO shift registers.								
	ethod o essme	-	Exterr	nal						
Learnir	ng Out 10	come	Design different type of synchronous and asynchronous 4 counters. ( <i>Psychomotor</i> )				6			
Contents		Up/ Syn Up/	/nchronous: /down counters, Up-do .chronous Counters.	own counters. counter, Johnson count	er.	1				
Method of Assessment			Exterr							

RGPV (DIPLOMA WING) BHOPAL				OBE CURR THE	FORMAT	r- <b>3</b>	Sheet No. 4/5				
Branch				OPTOELECTONICS Semester					3		
Course Code				Course Name Digital Electronics							
Course Outcome 4			Demonstrate the functioning of A to D and D to A Teach Converters. Hrs					Marks			
Learning Outcome 11 Contents		Draw and explain various operation of D/A conversion 3 10 circuits. (Cognitive)									
		D/A Conversion: Weighted resister, R-2R ladder network.									
	ethod o sessme		Interr	nal							
Learning Outcome 12		Draw and explain various operation of D/A conversion510circuits. (Cognitive)10					10				
Contents		Count	Conversion: er type, Successive aj Fheoretical aspects)	oproximation, Flash type	e, Dual slope	1					
Method of Assessment		Exteri	nal								

RGPV (DIPLOMA WING) BHOPAL			OBE CURR THE (	FORMAT	r- <b>3</b>	3 Sheet No. 5/5			
Branch			OPTOELECTONICS Semester						
Course	Code		Course Name D		gital Electronics				
Course	Outcome 5	Comp	oare various digital l	ogic family.			ch Marks		
Learning Outcome 13 Contents		Comp	are digital ICs on di	fferent parameters. (0	Cognitive)	4	8		
		H 1 L	Characteristics of digital ICs: Fan-in, Fan-out, Propagation delay, Power dissipation, Noise margins, Figure of merit. Logic ICs: NAND Gate using TTL, NOR gate using ECL.						
_	ethod of essment	Exter	nal						
Learning Outcome 14			Construct universal gates and inverter using MOS and46CMOS logic. (Cognitive)6						
Contents		Satura MOS MOS	Classifications of logic families: Saturated and Non-saturated logic. MOS and CMOS Logic: MOS based NOT gate, Two input NAND & NOR gate. CMOS based NOT gate, Two input NAND & NOR gate.						
	ethod of essment	Exter	nal						
Learning Outcome 15		expre	Make use of PAL & PLA for implementation of Boolean expression and design simple logic circuit. (Cognitive/Affective)46						
Contents			PAL,PLA	olean expression using l	PAL,PLA	1			
	ethod of essment	Interr	nal						