


|  | (Block Diagram and Truth table) <br> Verification of encoder, decoder, multiplexer and de-multiplexer circuit. |
| :--- | :--- |
| Method of Assessment | Internal |




| RGPV (DIPLOM A WING) BHOPAL |  | OBE CURRICULUM FOR THE COURSE |  | FORMAT-3 | Sheet $\text { No. 5/ } 5$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch | Electronics \& Tele-communication |  |  | Semester | 3 |
| Course Code |  | Course Name | Digital Electronics |  |  |


| Course Outcome 5 | Compare various digital logic family. | Teach Hrs. | Marks |
| :---: | :---: | :---: | :---: |
| Learning Outcome 13 | Compare digital ICs on different parameters. (Cognitive) | 6 | 10 |
| Contents | Characteristics of digital ICs: <br> Fan-in, Fan-out, Propagation delay, Power dissipation, Noise margins, Figure of merit. <br> Logic ICs: <br> NAND Gate using TTL, NOR gate using ECL. |  |  |
| Method of Assessment | External |  |  |
| Learning Outcome 14 | Construct universal gates and inverter using M OS and CM OS logic. (Cognitive) | 6 | 10 |
| Contents | Classifications of logic families: <br> Saturated and Non-saturated logic. <br> MOS and CMOS Logic: <br> MOS based NOT gate, Two input NAND \& NOR gate. CMOS based NOT gate, Two input NAND \& NOR gate. |  |  |
| Method of Assessment | External |  |  |
| Learning Outcome 15 | M ake use of PAL \& PLA for implementation of Boolean expression and design simple logic circuit. <br> (Cognitive/Affective) | 6 | 10 |
| Contents | PLD: <br> PAL,PLA <br> Implementation of Boolean expression using PAL,PLA <br> (Up-to 2 variables) |  |  |
| Method of Assessment | Internal |  |  |

## Suggested Experiment:

| S. <br> No. | Practical Experiment | CO |
| :---: | :--- | :---: |
| 1. | Verify the basic logic gates (AND, OR,NOT NAND , NOR <br> ,EX-OR and EX-NOR). | CO302.2 |
| 2. | Verify De-Morgan's theorem. | C0302.2 |
| 3. | Verify half adder and full adder circuit using EX-OR, AND, <br> OR logic gates. | C0302.2 |


| 4. | Verify half subtractor, full subtractor circuit using EX-OR, AND, OR logic gates. | C0302.2 |
| :---: | :---: | :---: |
| 5. | Verify parallel binary subtractor circuit. | C0302.2 |
| 6. | Verify 4 bit parallel adder circuit. | C0302.2 |
| 7. | Verify the 2 to 4 or 3 to 8 lines decoder circuit. | C0302.2 |
| 8. | Verify BCD to 7 segment decoder circuit. | C0302.2 |
| 9. | Verify the encoder circuit. | C0302.2 |
| 10. | Realize the minimized network of a given function and verify truth table. | C0302.2 |
| 11. | Verify the $4: 1$ or $8: 1$, multiplexer circuit. | C0302.2 |
| 12. | Verify the 1:4 or $1: 8$ de multiplexer circuit. | C0302.2 |
| 13. | Verify SR flip-flop and construct D flip-flop from it. | C0302.3 |
| 14. | Verify JK flip-flop and constructT flip-flop from it. | C0302.3 |
| 15. | Verify JK master slave flip-flop. | C0302.3 |
| 16. | Design Mode-4 Counters. | C0302.3 |
| 17. | Design and Develop mini project using digital logic. | $\begin{aligned} & \hline \text { CO302.2, } \\ & \text { C0302.3, } \\ & \text { C0302.4 } \end{aligned}$ |

## Suggestions:

## Experiments are expected to be performed

1. Using breadboard/trainer kits.
2. Simulation software (anyone like: PSpice, TINA, M ultisim, KiCAD, LTSpice, LabView, Simulink, Proteus, CircuitM aker etc.)
3. On virtual lab platforms available online (like: vlab.co.in, falstad.com/circuit etc.)

## SuggestedActivities:

1. Interpret any one DataSheet of $A$ to $D$ or $D$ to A Converter.
(CO302.4)
2. List at least two IC's per Logic Family.
(CO302.5)

## LEARNING RESOURCES:

## Reference Books:

| S. <br> No <br> . | Title of Book | Author | Publication |
| :---: | :--- | :--- | :--- |
| 1. | Fundamentals of Digital <br> Circuits | A. Anand Kumar | PHI, 2009 or latest |
| 2. | Digital Electronics and Logic <br> Design | Sharma Sanjay | S. K. Kataria\& Sons, <br> 2012 or latest |
| 3. | Modern Digital Electronics | Jain R P | TMH, 2009 or latest |
| 4. | Digital Electronics | K. Meena | PHI, 2009 or latest |
| 5. | Digital Electronics Principles | Malvino\& Leach | TMH, 2011 or latest |
| 6. | Digital Electronics | Morris Mano | Pearson, 2008 or latest |
| 7. | Digital Fundaments | Floyd Thomas L \& Jain | Pearson, 2011 or latest |
| 8. | Digital Electronics | Shiv Shankar Mishra | Satya Prakashan New Delhi |

## List of Software/ Learning Websites:

1. www.nptel.iitm.ac.in
2. www.ocw.mit.edu
3. www.slideshare.net

| RGPV (Diploma Wing ) Bhopal |  |  |  | SCHEME FOR LEARNING OUTCOME |  |  | Branch Code |  | Course Code |  |  | $\begin{gathered} \text { co } \\ \text { code } \end{gathered}$ | $\begin{gathered} \text { LO } \\ \text { Code } \end{gathered}$ | Format No. 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0 | 3 | 3 | 0 | 3 | 1 | 1 |  |
| COURSE NAME Digital Electronics |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CO Description |  | Examine the structure of various number system, codes and logic gates. |  |  |  |  |  |  |  |  |  |  |  |  |
| LO Description |  | List out different types of number system \& code and convert one to another. |  |  |  |  |  |  |  |  |  |  |  |  |
| SCHEME OF STUDY |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| S. No. | Learning Content |  | Teachi |  |  |  | - Learning thod | Description of T-L Process | Teach Hrs. | Pract. /Tut Hrs. |  | LRs Required |  |  |  | Remarks |  |
| LO-01 | Number System: <br> Decimal number, binary number, octal and Hexadecimal number. <br> Binary Codes: <br> Weighted and un-weighted codes BCD, Gray, Excess-3. Conversion of number system and code: (Decimal number, binary number, octal and Hexadecimal number, BCD, Gray, Excess-3) |  | Interactiv lecture, P demonst assignme | classroom T, ation, quiz, ts, tutorial | Teacher will explain the contents and provide handouts to students. <br> Teacher will conduct assignments/ quiz/ tutorial | 5 | 3 |  | Text Books, PPT, Handouts, chalk board, charts. Numerical Problems Workbook |  |  |  |  |  |
| SCHEME OF ASSESSM ENT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| S. No. | Method of Assessment |  | Description of Assessment |  |  |  |  | Maximu m Marks |  | Resources Required |  |  |  | External / Internal |
| LO-01 | End Semester Theory Exam |  | Student will be asked to (and/or) <br> 1. Explain the given number system or binary code. <br> 2. Convert given number system/ binary code to another. |  |  |  |  |  |  | Question paper, Rating scale |  |  |  | External |


| RGPV (Diploma Wing ) Bhopal |  | SCHEME FOR LEARNING OUTCOME | Branch Code |  |  | Course code |  |  | ${ }_{\text {code }}^{\text {co }}$ | $\stackrel{\text { Lo }}{\text { code }}$ | Format No. 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | E | 0 | 3 | 3 | 0 | 3 | 1 | 2 |  |
| COURSE NAME | Digital Electronics |  |  |  |  |  |  |  |  |  |  |
| CO Description | Examine the structure of various number system, codes and logic gates. |  |  |  |  |  |  |  |  |  |  |
| LO Description | Perform various binary arithmetic operation. |  |  |  |  |  |  |  |  |  |  |


| SCHEM E OF STUDY |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S. No. | Learning Content | Teaching - Learning Method | Description Process |  | Teach Hrs. | Pract. /Tut Hrs. | LRs Required | Remarks |
| LO-02 | Binary operations: <br> Binaryaddition,subtractio <br> n, Multiplication, <br> Division. <br> Complement of number: <br> Complements:1's,2's,9'san d10's. <br> Subtraction using 1's and2's complement. | Interactive classroom lecture, PPT, demonstration, quiz, assignments, tutorial | Teacher will ex the contents and provide handout students. Teach will conduct quiz/ assignmen tutorial |  | 3 | 2 | Text Books, PPT, <br> Handouts, chalk board, charts, Numerical Problems Workbook |  |
| SCHEME OF ASSESSMENT |  |  |  |  |  |  |  |  |
| S. No. | Method of Assessment | Description of Assessment |  | Maximum Marks |  | Resources Required |  | External / <br> Internal |
| LO-02 | Mid Semester Theory Exam | Student will be asked to (and/or): <br> 1. Perform the given binary operation and complement of number/s. |  | 10 |  | Question paper, Rating scale |  | Internal |


| ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RGPV (Diploma Wing ) Bhopal |  |  |  | SCHEME FOR LEARNING OUTCOME |  |  | Branch Code |  | Course code |  |  | $\begin{gathered} \text { co } \\ \text { code } \end{gathered}$ | Lo | Format No. 4 |
|  |  |  |  | 0 | 3 | 3 | 0 | 3 | 1 | 3 |  |
| COURSE NAME Digital Electronics |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CO Description |  | Examine the structure of various number system, codes and logic gates. |  |  |  |  |  |  |  |  |  |  |  |  |
| LO Description |  | Verify truth table of all the gates. |  |  |  |  |  |  |  |  |  |  |  |  |
| SCHEM E OF STUDY |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| S. No. | Learning Content |  | Teaching Learning Method |  | Description of T-L Process | Teach Hrs. | Pract. /Tut Hrs. |  | LRs Required |  |  |  |  | Remarks |
| LO-03 | Logic Gates: <br> Symbol, operation and truthtable: <br> AND, OR, NOT, NAND, NOR, EX-OR, EX-NOR Realization of logic gates using universal gates. <br> Logic System:Positive and negative logic system. <br> Verification of the basic logic gates (AND, OR,NOT NAND , NOR ,EX-OR and EX-NOR). |  | Interactive classroom lecture, PPT, Lab demonstration, hands on practice, lab assignments. |  | - Teacher will explain the content in class/lab. <br> - Teacher with support from lab staff will demonstrate the procedure of lab experiments. <br> - Student will conduct lab assignment based on these experiments. | 4 | 2 |  | Text books, PPT, Lab manual, charts, Handouts, experimental trainer instruments/kit with measuring instruments, computer with relevant simulation software and high speed internet. |  |  |  |  |  |
| SCHEME OF ASSESSMENT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| S. No. | Method of Assessment |  | Description of Assessment |  |  |  | Maximum Marks |  | Resources Required |  |  |  |  | External / Internal |
| L0-03 | End Semester Practical Exam |  | Student will be asked to(and/or): <br> 1. Draw symbol and verify truth table of given logic gate. <br> 2. Realization of gate using given universal gate |  |  |  | 10 |  | Rubrics, Rating scale |  |  |  |  | External |


| ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RGPV (Diploma Wing ) Bhopal |  |  |  |  | SCHEME FOR LEARNING OUTCOME |  | Branch Code |  |  | Course Code |  |  | $\begin{gathered} \text { co } \\ \text { Code } \end{gathered}$ | $\begin{gathered} \mathrm{LO} \\ \text { Code } \end{gathered}$ | Format No. 4 |
|  |  |  |  |  | E | 0 | 3 | 3 | 0 | 3 | 2 | 4 |  |
| COURSE NAME Digital Electronics |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CO Description |  | Construct and Examine simple combinational digital circuit. |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LO Description |  | VerifyBoolean algebra laws and theorems. |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SCHEM E OF STUDY |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| S. No. | Learning Content |  | Teaching Learning Method |  |  | Description of T-L Process | Teach Hrs. | Pract. /Tut Hrs. |  | LRs Required |  |  |  |  | Remarks |
| LO-04 | Laws and theorems of Boolean algebra: <br> Boolean laws, De-Morgan's <br> Theorem and Duality <br> Theorem, Complement of Boolean equations. Verification of De- M organ's theorem. |  | Interactive classroom lecture, PPT, Lab demonstration, hands on practice, lab assignments. |  |  | - Teacher will explain the content in class/lab. <br> - Teacher with support from lab staff will demonstrate the procedure of lab experiments. <br> - Student will conduct lab assignment based on these experiments. | 3 |  | 2 | Text books, PPT, Lab manual, charts, Handouts, experimental trainer instruments/kit with measuring instruments, computer with relevant simulation software and high speed internet. |  |  |  |  |  |
| SCHEME OF ASSESSMENT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| S. No. | Method of Assessment |  |  | Description of Assessment |  |  |  | Maximum Marks |  |  | Resources Required |  |  |  | External / Internal |
| LO-04 | Practical test in laboratory |  |  | Student will be asked to(and/or): <br> 1. Explain given Boolean law and theorem. <br> 2. Verify the De-M organ's theorem. |  |  |  | 10 |  | Rubrics, Rating scale |  |  |  |  | Internal |
| ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| RGPV (Diploma Wing ) Bhopal |  |  |  | SCHEM E FOR LEARNING OUTCOME |  |  |  | ranch Co |  |  | Course C |  | $\begin{gathered} \text { co } \\ \text { Code } \end{gathered}$ | Lo | Format No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 0 | 3 | 3 | 0 | 3 | 2 | 5 |  |
| COURSE NAME Digital Electronics |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CO Description |  | Construct and Examine simple combinational digital circuit. |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LO Description |  | Solve Boolean expressions using K-map and realize its logic circuit. |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SCHEM E OF STUDY |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| S. No. | Learning Content |  | Teaching M |  |  |  | -Learning thod | Description of T-L Process | Teach Hrs. | Pract. /Tut Hrs. |  |  | LRs Required |  |  |  | Remarks |  |
| LO-05 | Karnaugh-map: <br> Boolean expressions: Sum of product and product of sum, Karnaugh maps and its use forsimplification up to four variable Boolean expressions, Don't care condition. <br> Realization of logic equations: The universal building blocksNAND \& NOR, AND-OR network, NAND-NAND Logic for implementation of Boolean expressions. |  | Interacti lecture, demonst assignm | classroom T, tion, quiz, ts, tutorial | Teacher will explain the contents and provide handouts to students. Teacher will conduct quiz/ assignments/ tutorial | 6 | 2 |  |  | Text Books, PPT, Handouts, chalk board, charts, Numerical Problems Workbook |  |  |  |  |  |
| SCHEME OF ASSESSMENT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| S. No. | Method of Assessment |  | Description of Assessment |  |  |  | Maximum Marks |  |  | Resources Required |  |  |  |  | External / Internal |
| LO-05 | End Semester Theory Exam |  | Student will be asked to (and/ or) <br> 1. Simplify the Boolean expression using given method <br> 2. Realize logic equation using given building block |  |  |  | 10 |  |  | Question paper, Rating scale |  |  |  |  | External |
| ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## RGPV (Diploma Wing ) Bhopal

## SCHEME FOR LEARNING OUTCOME

## COURSE NAME Digital Electronics

CO Description Construct and Examine simple combinational digital circuit.
LO Description Implement different type of adder and subtractor circuits

| SCHEM E OF STUDY |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S. No. | Learning Content | Teaching - Learning Method | Description of T-L Process |  | Teach Hrs. | Pract. /Tut Hrs. | LRs Required | Remarks |
| LO-06 | Adder and Subtractor <br> Circuit: <br> Half adder, full adder, parallel binary adder, 8421 adder, half subtractor, full subtractor, parallel binary subtractor. | Interactive classroom lecture, PPT, demonstration, quiz, assignments. | Teacher will explain the contents and provide handouts to students. Teacher will conduct quiz/ assignments/ tutorial |  | 4 | 1 | Text Books, PPT, Handouts, chalk board, charts. |  |
| SCHEME OF ASSESSMENT |  |  |  |  |  |  |  |  |
| S. No. | Method of Assessment | Description of Assessment |  | Maximum Marks |  | Resources Required |  | External / Internal |
| LO-06 | End Semester Theory Exam | Student will be asked to <br> 1. Explain the given adder and/or subtractor circuit. |  | 10 |  | Question paper, Rating scale |  | External |

ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)

| RGPV (Diploma Wing ) Bhopal |  |  |  | SCHEME FOR LEARNING OUTCOME |  |  |  | ranch $\mathrm{Co}^{\prime}$ |  |  | Course C |  | $\begin{gathered} \text { co } \\ \text { code } \end{gathered}$ | $\begin{gathered} \mathrm{LO} \\ \text { Code } \end{gathered}$ | Format No. 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 0 | 3 | 3 | 0 | 3 | 2 | 7 |  |
| COURSE NAME Digital Electronics |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CO Description Construct and Examine simple combinational digital circuit. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LO Description Design different type of coder and multiplexer circuits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SCHEM E OF STUDY |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| S. No. | Lea | ing Content |  |  |  |  |  | Description of T-L Process | Teach Hrs. |  | Pra <br> Tut |  |  | LRs | qu |  |  | Remarks |
| L0-07 | Coder Ci Encoder, (2 to 4 lin to Decim segment) <br> MUX Cir <br> Multiplex <br> De-Multi <br> to 8 . <br> (Block Diag Verificatio decoder, multiplex | ircuit: <br> Decoder <br> ne, 3 to 8 line, BCD <br> al, Decimal to 7 <br> rcuit: <br> xers: 4 to1 and 8 to1. <br> plexers: 1 to 4 and 1 <br> gram \& Truth table) on of encoder, multiplexer and deer circuit. | Interact classroo PPT, Lab demons hands on lab assig | lecture, <br> tion, practice, ments. | - Teacher will explain the content in class/lab. <br> - Teacher with support from lab staff will demonstrate the procedure of lab experiments. <br> - Student will conduct lab assignment based on these experiments. | 6 | 2 |  |  | Text man Hand exper instr mea instr with simu and inter | book nual, douts, erime rumen suring ruments, relev ulation high s rnet. | , PPT, arts, <br> tal tr s/kit <br> s, co nt softw peed | Lab <br> iner <br> with <br> puter <br> are |  |  |
| SCHEME OF ASSESSMENT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| S. No. | Method | d of Assessment | Description of Assessment |  |  |  | Maximum Marks |  |  | Resources Required |  |  |  |  | External / Internal |
| L0-07 | Practica | lest in laboratory | Student will be asked to(and/or): <br> 1. Explain the given coder or / and M ux circuit. <br> 2. Verify the given Coder or/and M ux circuit. |  |  |  |  | 1 |  |  | Rubr | cs, R | ting sc |  | Internal |
| ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


|  | SCHEME FOR LEARNING OUTCOME | Branch code |  |  | course code |  |  | $\underset{\substack{\text { code } \\ \text { code }}}{ }$ | ${ }_{\text {cole }}^{\text {code }}$ | Format №. 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | E | 0 | 3 | 3 | 0 | 3 | 3 |  |  |

## COURSE NAME Digital Electronics

CO Description Analyze flip-flop circuit, counters, shift registers and understand their operation.
LO Description Analyze the working of various flip-flops and verify its outputs

| SCHEM E OF STUDY |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S. No. | Learning Content | Teaching Learning Method | Description of T-L Process | Teach Hrs. | Pract. /Tut Hrs. | LRs Required | Remarks |
| L0-08 | Flip-Flop: <br> S-R flip-flops(FF), D FF, Types of Triggering, Glitch, <br> JK FF race around condition and remedies, <br> JK M aster Slave FF and T FF. Verification of various flip-flops | Interactive classroom lecture, PPT, Lab demonstration, hands on practice, lab assignments. | - Teacher will explain the content in class/lab. <br> - Teacher with support from lab staff will demonstrate the procedure of lab experiments. <br> - Student will conduct lab assignment based on these experiments. | 5 | 3 | Text books, PPT, Lab manual, charts, Handouts, experimental trainer instruments/kit with measuring instruments, computer with relevant simulation software and high speed internet. |  |
| SCHEME OF ASSESSMENT |  |  |  |  |  |  |  |
| S. No. | Method of Assessment | Description | Assessment M | mum arks |  | sources Required | External / Internal |


| LO-08 | Practical test in laboratory | Student will be asked to(and/or): <br> 1. Explain the given flip-flop circuit. <br> 2. Verify the given flip-flop circuit. |  |  |  | 10 |  |  | ubrics | Rat | sca |  |  | Internal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RGPV (Diploma Wing ) Bhopal |  |  | SCHEME FOR LEARNING OUTCOME |  |  |  | Branch Code |  | Course Code |  |  | $\begin{gathered} \text { co } \\ \text { code } \end{gathered}$ | $\begin{gathered} \mathrm{LO} \\ \text { Code } \end{gathered}$ | Format No. 4 |
|  |  |  | 0 | 3 | 3 | 0 | 3 | 3 | 9 |  |
| COURSE NAME Digital Electronics |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CO Description | Analyze flip-flop circuit, counters, shift registers and understand their operation. |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LO Description | Draw and explain different type of registers |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SCHEME OF STUDY |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| S. No. | Learning Content | Teachin |  |  |  |  | - Learning thod | Description of T-L Process |  | Teach Hrs. | Pract. /Tut Hrs. | LRs Required |  |  |  |  | Remarks |  |
| LO-09 | Registers: <br> Shift Register (3 to 4 bits only)introduction, circuitdiagram and waveforms of SISO, SIPO,PISO, PIPO shift registers. | Interactive classroom lecture, PPT, demonstration, quiz, assignments, tutorial |  | Teacher will explain the contents and provide handouts to students. Teacher will conduct quiz/ assignments/ tutorial |  | 4 | 1 | Text Books, PPT, Handouts, chalk board, charts, Numerical Problems Workbook |  |  |  |  |  |  |
| SCHEME OF ASSESSMENT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| S. No. | Method of Assessment |  | cription of | ssessment |  | imum arks |  |  | sour | S | quir |  |  | External / <br> Internal |




ADDITIONALINSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY)


| LO Des | ription | Compare digital ICS on different parameters |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCHEM E OF STUDY |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| S. No. | Learning Content |  | Teaching - Learning Method |  | Description of T-L Process | Teach Hrs. | Pract. /Tut Hrs. |  | LRs Required |  |  |  | Remarks |  |
| L0-13 | Characteristics of digital ICs: <br> Fan-in, Fan-out, <br> Propagation delay, <br> Power dissipation, <br> Noise margins, <br> Figure of merit. <br> Logic ICs: <br> NAND Gate using TTL, NOR gate using ECL. |  | Interactive classroom lecture, PPT, demonstration, quiz, assignments. |  | Teacher will explain the contents and provide handouts to students. Teacher will conduct quiz/ assignments/ tutorial | 6 | -- |  | Text Books, PPT, Handouts, chalk board, charts. |  |  |  |  |  |
| SCHEME OF ASSESSMENT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| S. No. | Method of Assessment |  | Description of Assessment |  |  |  | Maximum Marks |  |  | Resources Required |  |  |  | External / Internal |
| LO-13 | End Semester Theory Exam |  | Student will be asked to (and/or) <br> 1. Characterize and compare the given digital $\mathrm{IC} / \mathrm{s}$. <br> 2. Draw and explain the NAND/NOR gate using given logic ICs. |  |  |  | 10 |  |  | Question paper, Rating scale |  |  |  | External |
| ADDITIONAL INSTRUCTIONS FOR THE HOD/ FACULTY (IF ANY) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RGPV (Diploma W ing ) Bhopal |  |  |  | SCHEME FOR LEARNING OUTCOME |  |  | Branch Code |  | Course code |  |  | $\begin{gathered} \text { co } \\ \text { code } \end{gathered}$ | $\begin{gathered} \text { L0 } \\ \text { Code } \end{gathered}$ | Format No. 4 |
|  |  |  |  | 0 | 3 | 3 | 0 | 3 | 5 | 14 |  |
| COURSE NAME |  | Digital Electronics |  |  |  |  |  |  |  |  |  |  |  |  |
| CO Description |  | Compare various digital logic family. |  |  |  |  |  |  |  |  |  |  |  |  |
| LO Description |  | Construct universal gates and inverter using M OS and CM OS logic |  |  |  |  |  |  |  |  |  |  |  |  |
| SCHEM E OF STUDY |  |  |  |  |  |  |  |  |  |  |  |  |  |  |




